BEST AVAILABLE COPY

PCT

世界知的所有権機関 関 原 専 務 局 特許協力条約に基づいて公開された国際出願




(51) 国際特許分類6 (51) 104N 5/335		A1	Œ	(11) 国際公開番号		WO97/07630	
			(43) 国際公開日		1997年2月27日(27.02.97)	
(21) 国際出版番号 PC		/IP96/02281		* * * * * * * * * * * * * * * * * * * *			
(22) 国際出版日 1996年8月12日(12			அ	〒146 東京都大田区東矢口1-5-22 Tokyo, (JP) 三浦泊樹(MIURA, Hiroki)[IP/IP] 〒235 神奈川県横浜市磯子区罗見台2-8-2 Kanagawa, (JP)			
(30) 優先権データ							
特較平7/206140	1995年8月11日(11.08.95)	t .	æ	田中長季(TANAKA, Nagatalo)[IP/IP] P 〒224 神奈川県横浜市都筑区仲町台4-19-18-409			
特類乎7/206143	1995年8月11日(11.08.95)			1224 1736/1/1400(06/11/2006(20) 174 13			
特额平8/53220 1996年3月11日(11.03.9			•	P			
ቀ数平8/59845					〒211 神奈川泉川崎市幸区南加海2-14-10 Kanagawa, (JP)		
				(74) 代理人	O 10-41 (A 4- E-12)		
(71) 出願人(米園を除くすべての指定国について)				弁理士 鈴江武彦、外(SUZUYE, Takchiko et al.)			
株式会社 東芝(KABUSHIKI KAISHA TOSHIBA)[JP/JP]				〒100 東京都千代田区殿が図3丁目7後2号			
〒210 种奈川県川崎市幸区堀川町72番地 Kanagawa (JP)				始榮內外國特許事務所 Takyo, (JP)			
(72) 発明者:および		•	1	2 42.7.7.7.1 (114.1		~~ /	
(75) 発明者/出願人(米国についてのみ)				(81) 指定国	IP. KR. US. EX	州特許 (DE, FL, FR, NL).	
松長缺之(MATSUNAG	•						
〒247 神奈川県鎌倉市小袋谷!-4-21-212 Kanagawa, (JP)				抵付公開會類			
大澤慎治(OHSAWA, Shinji)[JP/JP]				国家真在保存者			
〒243-04 神奈川県海4	8名市国分北1-21-24-204						
Kanagawa, (JP)			- 1			•	
中村信男(NAKAMURA, Nobuo)[JP/JP]							
〒183 寬京都府中市東芝町2-1-E620 Tokyo, (JP)							

(54)Title: MOS IMAGE PICKUP DEVICE

(54)発明の名称 MOS型関体振像装置

(57) Abstract

A MOS image pickup device in which unit calls are arranged two-dimensionally in a matrix, a horizontal line (column) of unit cells is selected by means of a vertical address circuit, a vertical signal line to which the outputs of one vertical line (row) of unit cells are fed by means of a horizontal address circuit, and the signals of the unit cells are sequentially outputted. Bach unit cell is provided with an output circuit which outputs the output of a photodiode to a vertical signal line, a plurality of photodiodes connected in parallel with the output circuit, and selection switch which selects one of the photodiodes and connects the selected photodiode to the output circuit. The output circuit is composed of an amplifying transistor which amplifies the outputs of the photodiodes, a selection transistor which selects one of the unit cells, and a reset transistor which resets the electric charge of the photodiodes.



WO 97/07630

PCT/JP96/02281

28/29




FIG. 33

BEST AVAILABLE COPY

Our translation of page 31, lines 2-17 of the document (2)

Fig. 33 shows a structure of a unit cell P3-1-1 shown in Fig 32. This figure shows only the unit cell P3-1-1. However, each of the other unit cells P3-1-2 etc. has the same structure as the unit cell P3-1-1.

As shown in Fig. 33, a unit cell of a MOS-type solid-state image pickup apparatus of the present embodiment is constructed with four photodiodes 62a to 62d, four photodiode selection transistors 63a to 63d and one output circuit 68. The four photodiodes are arranged in a matrix form of two rows x two columns.

The photodiodes 62a to 62d are connected in common to the output circuit 68 respectively through the selection transistors 63a to 63d. The respective selection transistors 63a to 63d are independently turned on and of via photodiode selection lines 22-1, 24-1, 172-1 and 174-1 which are arranged from a vertical address circuit 5 in a horizontal direction.

As described above, since the unit cell P1-1-1 is constructed by connecting the four photodiodes 62a to 62d in common to the output circuit 64, the present embodiment can omit three output circuits compared with a MOS-type solid-state image pickup apparatus of the prior art.